

GENERAL DESCRIPTION

The ME2301DN is the P-Channel logic enhancement mode power field effect transistors are produced using high cell density , DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits where low in-line power loss are needed in a very small outline surface mount package.

FEATURES

- $R_{DS(ON)} \leq 90m\Omega @ V_{GS} = -4.5V$
- $R_{DS(ON)} \leq 130m\Omega @ V_{GS} = -2.5V$
- Super high density cell design for extremely low $R_{DS(ON)}$

APPLICATIONS


- Power Management in Note book
- Portable Equipment
- Battery Powered System
- Load Switch
- DSC

PIN CONFIGURATION


(DFN1006-3L)



Package Outline



Top View



Ordering Information: ME2301DN (Pb-free)

ME2301DN-G (Green product-Halogen free)

Absolute Maximum Ratings (TA=25°C Unless Otherwise Noted)

Parameter	Symbol	Maximum Ratings	Unit
Drain-Source Voltage	V_{DS}	-20	V
Gate-Source Voltage	V_{GS}	± 8	V
Continuous Drain Current *	I_D	$T_A = 25^\circ C$	-1.6
		$T_A = 70^\circ C$	-1.2
Pulsed Drain Current	I_{DM}	-6.3	A
Maximum Power Dissipation	P_D	$T_A = 25^\circ C$	0.36
		$T_A = 70^\circ C$	0.23
Operating Junction Temperature	T_J	-55 to 150	$^\circ C$
Thermal Resistance-Junction to Ambient*	$R_{\theta JA}$	350	$^\circ C/W$

* The device mounted on 1in² FR4 board with 2 oz copper

DCC
正式發行

P-Channel 20V(D-S) MOSFET, ESD Protected
Electrical Characteristics (TA=25°C Unless Otherwise Specified)

Symbol	Parameter	Limit	Min	Typ	Max	Unit
STATIC						
V _{(BR)DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =-250 μA	-20			V
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =-250 μA	-0.4		-1	V
I _{GSS}	Gate Leakage Current	V _{DS} =0V, V _{GS} =±8V			±10	μA
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =-20V, V _{GS} =0V			-1	μA
R _{DS(ON)}	Drain-Source On-Resistance ^a	V _{GS} =-4.5V, I _D = -1.5A		72	90	mΩ
		V _{GS} =-2.5V, I _D = -1A		98	130	
V _{SD}	Diode Forward Voltage	I _S =-1A, V _{GS} =0V		-0.7	-1.4	V
DYNAMIC						
Q _g	Total Gate Charge	V _{DS} =-6V, V _{GS} =-4.5V, I _D =-1.5A		5.5		nC
Q _{gs}	Gate-Source Charge			1.5		
Q _{gd}	Gate-Drain Charge			1.3		
C _{iss}	Input Capacitance	V _{DS} =-15V, V _{GS} =0V, f=1.0MHz		510		pF
C _{oss}	Output Capacitance			53		
C _{rss}	Reverse Transfer Capacitance			17		
t _{d(on)}	Turn-On Delay Time	V _{DS} =-6V, R _L =6Ω R _{GEN} =6Ω, V _{GS} =-4.5V		1360		ns
t _r	Turn-On Rise Time			831		
t _{d(off)}	Turn-Off Delay Time			5520		
t _f	Turn-Off Fall time			1520		







Notes: a. Pulse test: pulse width ≤ 300us, duty cycle ≤ 2%, Guaranteed by design, not subject to production testing.

b. Matsuki Electric/ Force mos reserves the right to improve product design, functions and reliability without notice.







P-Channel 20V(D-S) MOSFET, ESD Protected

Typical Characteristics (T_J =25°C Noted)




P-Channel 20V(D-S) MOSFET, ESD Protected

Typical Characteristics (T_J =25°C Noted)



DFN1006-3L Package Outline



Symbol	Dimension In Millimeters		
	Normal	Min	Max
A	--	0.400	0.500
A1	--	--	0.005
D	1.020	0.990	1.050
E	0.620	0.590	0.650
b	0.150	0.100	0.200
b1	0.500	0.450	0.550
L	0.250	0.200	0.300
L1	0.060	0.020	0.100
L2	0.250	0.200	0.300
L3	0.060	0.020	0.100
e	0.350 BSC		
e1	0.650 BSC		

